Skip to content
#

kv260

Star

Here are 25 public repositories matching this topic...

Language: All
Filter by language
All 25 C++ 4 C 3 Python 3 VHDL 2 Verilog 2 CMake 1 HTML 1 Jupyter Notebook 1 Shell 1 SystemVerilog 1
Sort: Most stars
Sort options
Most stars Fewest stars Most forks Fewest forks Recently updated Least recently updated

hwkim-dev / pccx-FPGA-NPU-LLM-kv260

Star 4

A Transformer(gemma3N E4B LLM & gemma 4 E4B)accelerator based on a 2D Systolic Array, bitShift-Adder, SFU-core, architecture and dynamic multi channel memory management optimization techniques designed by SystemVerilog for edge devices. Target board: KV260(FPGA), Tool: Xilinx Vivado

asic fpga parallel-computing transformer xilinx isa systemverilog quantization xilinx-fpga inference-engine npu kv260 llm gemma3 gemma3n gemma4
  • Updated Apr 19, 2026
  • SystemVerilog

Improve this page

Add a description, image, and links to the kv260 topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the kv260 topic, visit your repo's landing page and select "manage topics."

Learn more